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be obtained directly. The proposed approach is applicable to different
process technologies. Another important advantage is that the mul-
tiplexer delay can be improved by suitably selecting the multiplexer
architecture and the switch size in each stage simultaneously.
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Evaluating the Reliability of NAND
Multiplexing With PRISM
Gethin Norman, David Parker, Marta Kwiatkowska,
and Sandeep Shukla
Abstract—Probabilistic-model checking is a formal veriﬁcation tech-
nique for analyzing the reliability and performance of systems exhibiting
stochastic behavior. In this paper, we demonstrate the applicability of this
approach and, in particular, the probabilistic-model-checking tool PRISM
to the evaluation of reliability and redundancy of defect-tolerant systems
in the ﬁeld of computer-aided design. We illustrate the technique with an
example due to von Neumann, namely NAND multiplexing. We show how,
having constructed amodel of a defect-tolerant system incorporating prob-
abilistic assumptions about its defects, it is straightforward to compute
a range of reliability measures and investigate how they are affected by
slight variations in the behavior of the system. This allows a designer to
evaluate, for example, the tradeoff between redundancy and reliability in
the design. We also highlight errors in analytically computed reliability
bounds, recently published for the same case study.
Index Terms—Defect-tolerant architectures, multiplexing, probabilistic-
model checking, reliability.
I. INTRODUCTION
Probabilistic-model checking is a formal veriﬁcation technique,
which has already been successfully used to analyze the performance
and reliability of a wide range of real-life systems, including dynamic
power-management schemes [1], embedded systems [2], computer
networks, queueing systems, and manufacturing processes. It has also
been used to study “quality of service” properties of real-time prob-
abilistic communication protocols, such as IEEE 1394 FireWire [3],
IEEE 802.3 CSMA/CD [4], Zeroconf [5], IEEE 802.11 wireless local
area networks [6], and Bluetooth [7], and to verify both probabilistic
security protocols (e.g., [8]) and randomized distributed algorithms
(e.g., [9]).
In this paper we present results that demonstrate the advan-
tages of using probabilistic-model checking and, in particular, the
probabilistic-model-checking tool PRISM [10], to model and analyze
defect-tolerant systems. We have chosen to investigate the reliability
of NAND multiplexing [11], but this approach can be applied to other
defect-tolerant systems such as R-fold Modular Redundancy [11]
and Reconﬁguration [12], [13]. This work differs from the standard
approaches in the literature to analyzing multiplexing in that we
evaluate the reliability of speciﬁc cases as opposed to considering the
general framework, and hence are not necessarily restricted by the
analytical bounds of reliability of, for example, von Neumann [11] and
Pippenger [14].
Our results demonstrate that, by applying probabilistic-model
checking, it is straightforward to investigate the effect on reliability
of slight variations in the behavior of the system’s components, for
example the change in reliability as the probability of gate failure
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varies. In addition, the construction of a formal speciﬁcation of a
NAND multiplexing system, a step required in the probabilistic-model-
checking approach, enabled us to ﬁnd a ﬂaw in the analytical approach
of Han and Jonker [15]. We must note here that the ﬂaw in the
analysis in [15] does not invalidate their results on the suitability of
NAND multiplexing, but does change the characteristic curves pre-
sented slightly. However, we use the error to illustrate that analytical
modeling for such a complex combinatorial system with probabilistic
quantiﬁcation is error prone, and hence automating the construction of
the probabilistic model and its analysis is desirable to obtain accurate
results. Furthermore, using PRISM, we show that this ﬂaw can lead to
both an under- and overapproximation of reliability.
In the next section, we introduce the basic concepts of NAND
multiplexing, probabilistic-model checking and the PRISM tool. In
Section III, we describe how we use the PRISM framework to model
NAND multiplexing. Section IV reports on the results obtained for this
case study and Section V concludes the paper.
II. BACKGROUND
A. NAND Multiplexing
In 1952, von Neumann studied the problem of performing reliable
computations with unreliable devices (due to the unreliable valve-
based computers in use at that time), introducing a redundancy tech-
nique called multiplexing [11]. Today, such methods are again gaining
signiﬁcance, for example in the ﬁeld of nanotechnology, where manu-
facturing devices at an extremely small scale suffers from unavoidable
problems of defects in their components.
The basic technique of multiplexing is to replace a single processing
unit by a multiplexing unit, which has N copies of every input and
output of the original unit. The multiplexing unit, using multiple
instances of the original unit, processes theN inputs in parallel, giving
N outputs, which represent the output of the original processing unit.
If the inputs and devices are reliable, then each element of the output
set should be identical and equal to the output of the corresponding
processing unit. However, in the case where there are errors, either in
the inputs or in the processing devices, the outputs will not all take the
same value. Instead, after deﬁning some critical level∆ ∈ (0, 0.5), the
output of the multiplexing unit is considered to be stimulated (taking
logical value true or “1”) if at least (1−∆) ·N of the outputs are
stimulated, and is said to be nonstimulated if no more than∆ ·N lines
are stimulated. In cases where the number of stimulated outputs does
not meet either of these criteria, i.e., the number of stimulated outputs
is in the interval (∆ ·N, (1−∆) ·N), the output is undecided, and a
malfunction occurs.
The design of a multiplexing unit consists of two stages: the
executive stage and the restorative stage. The executive stage carries
out the basic function of the unit to be replaced, while the restorative
stage is used to reduce the degradation in the executive stage caused
by errors in the inputs and faulty devices.
The speciﬁc instance of NAND multiplexing, i.e., when the original
processing unit is a NAND gate, is illustrated in Fig. 1. In this case,
the executive stage consists of N copies of a NAND gate and a unit U ,
which perform a random permutation of the input signals, that is, each
signal of the ﬁrst input bundle (X) is randomly paired with a signal
from the second input bundle (Y ) to form an input pair for one of
the copies of the NAND gate. Also shown in Fig. 1 is the restorative
stage, which is derived using the same technique as the executive
stage, duplicating the outputs of the executive stage to use as its inputs.
Note that applying this approach only once will invert the result, and
therefore two steps are required. To give a more effective restoration
mechanism the restorative stage can be iterated [11]. A more detailed
description of NAND multiplexing can be found in [15].
Fig. 1. NAND multiplexing unit.
In [11], von Neumann concluded that, for extremely large N , the
number of stimulated outputs of the executive stage is a stochastic
variable, approximately normally distributed, and he gave an upper
bound of 0.0107 for the probability of gate failure that can be tolerated
given the value of ∆ equal to 0.07, which is most favorable to
restoration. Recently, it was shown that, if each NAND gate fails
independently, the tolerable threshold probability of each gate will
be 0.08856 [16]. However, this particular result is independent of
the NAND multiplexing construction, applying to general Boolean
functions. It is shown in [15] that, for smallerN , the number of outputs
of the executive stage is theoretically a binomial distribution. The
authors then go on to demonstrate how additional restorative stages
improve fault tolerance and that the error distribution of the system
evolves as a stochastic homogeneous Markov chain.
B. Probabilistic-Model Checking and PRISM
Probabilistic-model checking is a formal veriﬁcation technique for
analyzing reliability and performance measures of systems exhibiting
randomized behavior. For example, using this approach, one can estab-
lish properties such as “shutdown eventually occurs with probability
at most 0.01,” and “with probability 0.95 or greater, the process will
successfully complete within 200 steps and without requiring any
repairs.”
The process of probabilistic-model checking involves construction
of a formal model of the real-life system that is to be analyzed. This
is usually a labeled state transition system enriched with probabilistic
information, which represents all the possible conﬁgurations that the
system can be in and all the transitions that can occur between them.
Three types of probabilistic models commonly used are discrete-time
Markov chains (DTMCs), continuous-time Markov chains (CTMCs),
and Markov decision processes (MDPs). The models used in this
paper are DTMCs, which comprise a set of states S and a transition
probability matrix P : S × S → [0, 1] such that∑
s′∈S P(s, s
′) = 1
for all s ∈ S. Each element P(s, s′) of the transition probability
matrix gives the probability of making a transition from state s to
state s′.
Properties of probabilistic models to be analyzed are speciﬁed
formally. Traditionally, in the model-checking paradigm, this is done
using temporal logic, which provides a concise and unambiguous
speciﬁcation. For DTMCs and MDPs, an appropriate logic is prob-
abilistic computation tree logic (PCTL) [17], and for CTMCs, the
logic continuous stochastic logic (CSL) [18], [19] is often used. Since
we focus on DTMCs, we write properties in PCTL. Some example
speciﬁcations in this logic are as follows.
1) P≤0.01[♦ shutdown]—“shutdown eventually occurs with prob-
ability at most 0.01.”
2) P≥0.95[¬repair U≤200 complete]—“with probability 0.95 or
greater, the process will successfully complete within 200 steps
and without requiring any repairs.”
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The labels such as shutdown and repair are atomic propositions,
which are assigned to states of the model at the time of its construction.
The use of probability bounds (≤ 0.01,≥ 0.95) ensures that the
properties above constitute questions that can be veriﬁed either to
be true or false, as is traditionally the case in formal veriﬁcation. In
practice, though, it is often more useful to request the actual values by
writing for example
1) P=?[♦ shutdown]—“what is the probability that the system
shuts down?”
A probabilistic-model checker applies algorithmic techniques to con-
struct and analyze a probabilistic model and determine whether the
given speciﬁcations are satisﬁed. We use the probabilistic-model
checker PRISM [10], [20] developed at the University of Birming-
ham. This provides support for the three types of models (DTMCs,
MDPs, and CTMCs) and the two logics (PCTL and CSL) described
above. Probabilistic models are speciﬁed in the high-level PRISM
modeling language, a variant of Reactive Modules [21], which is based
on guarded commands. More details on this language are given in
Section III-A.
For the speciﬁc scenario of verifying DTMCs against PCTL spec-
iﬁcations, as is the case in this paper, probabilistic-model checking
constitutes a combination of graph-based analysis and solving linear
equation systems. In PRISM, the latter is performed using iterative
numerical solution techniques, for example Jacobi and Gauss-Seidel
(see, e.g., [22]). Furthermore, for both types of analyses, PRISM
incorporates sophisticated symbolic implementation techniques, using
binary decision diagrams and related data structures [23], [24]. The
principal advantage of these methods is that that they allow efﬁcient
compact storage and efﬁcient manipulation of extremely large prob-
abilistic models, by exploiting high-level regularity from the PRISM
language description.
For a detailed overview of probabilistic-model checking, see for
example [25]. For more information about the PRISM tool and the
range of case studies to which it has been applied, see the tool web-
site [20].
III. NAND MULTIPLEXING AND PRISM
In this section, we explain how probabilistic-model checking, and in
particular PRISM, can be used to model and analyze the performance
of von Neumann’s NAND multiplexing system. We have chosen the
NAND multiplexing system as it is a typical example of a fault-tolerant
architecture from the literature. Note, however, that it is straightfor-
ward to construct models where the NAND gates have different faults
(in our analysis we restricted our attention to von Neumann faults,
where the output of a gate is inverted with a given probability) or to
consider different architectures for reliable computing with unreliable
devices, for example R-fold modular redundancy, Cascaded Triple
Modular redundancy, and Reconﬁguration [26].
We obtain results that not only uncover a bug in the previous
computations of [15], based on analytical methods, but also reveal
an interesting trend as the probability of gate failure varies. More
precisely, our results show that, for large probabilities of gate failure,
increasing the number of restorative stages decreases reliability, while,
for small probabilities of gate failure, it has the opposite effect.
This demonstrates that, with our framework, we cannot only quickly
evaluate these measures, but can also easily ﬁnd counterintuitive
phenomena.
It is important to note that the results presented here differ from
the theoretical results, which give a lower bound of the failure rates
required for correctness (for example [11], [14]), since our results
are with respect to a multiplexing system with a ﬁxed conﬁguration.
The advantage of this approach is that we obtain exact values for the
conﬁguration under study. The disadvantage is that the results do not
mechanically carry over to the performance of an architecture with a
different conﬁguration. However, one can simply construct a PRISM
model for the different conﬁguration and then rerun experiments on
this model. For example, as shown in Section IV, we have consid-
ered conﬁgurations with varying gate-failure probabilities and varying
numbers of restorative stages.
A. Model Construction
In this section we explain our PRISMmodel. We ﬁrst note that it was
during this phase that we noticed the error made by [15] in modeling
the random permutation made by the unit U . In the analysis technique
of [15], the random permutation made by U is instead modeled by a
random choice with replacement. More precisely, in the approach of
[15], if in the previous stage there are k stimulated outputs, then after
passing through the unit U the probability that any one of the resulting
inputs of the current stage is stimulated is k/N .
To illustrate the difference that this modeling error can cause to the
behavior of the system, consider the case when k outputs from the
previous stage are stimulated for some 0 < k < N . In the approach
used by [15], the probability, in the current stage after passing through
the unit U , of all inputs being stimulated is (k/N)N , and of no inputs
being stimulated is ((N − k)/N)N . On the other hand, since there are
k stimulated outputs to begin with, if we suppose that the unit U does
in fact perform a random permutation, then there will be k of the inputs
stimulated, and hence the probability of either all or none of the inputs
are stimulated is 0.
As our analysis will demonstrate, these two approaches to modeling
the unit U can lead to different conclusions about the reliability of the
system under study. We will also illustrate however, that, as the bundle
size increases, the results obtained by these modeling approaches
converge. In fact, if the bundle sizes were inﬁnite, then the models
of U would be equivalent.
Note that, unlike in the case when the unit U is modeled as a
random choice with replacement, when (correctly) modeling U as
a random permutation the inputs of each of the NAND gates in a
stage are dependent on one another; for example, if one NAND has
a stimulated input, then the probability of another having the same
input stimulated decreases. Therefore, in this scenario, it is not as
straightforward to calculate the reliability of a NAND multiplexing unit
by means of analytical techniques as, for example, in [15]. However, as
far as a probabilistic-model checker is concerned, there is no difference
between the two approaches; the only requirement is that the user
correctly speciﬁes the behavior of the unit U .
We now explain the main steps in the construction of our PRISM
model of a NAND multiplexing system. The basic components of
PRISM’s input language are modules and variables. A system is de-
scribed as the parallel composition of a number of interacting modules.
Each module contains a number of variables that represent its state. Its
behavior is given by a set of guarded commands of the form
[] 〈guard〉 → 〈command〉;
The guard is a predicate over the variables of the system and the
command describes a transition that the module can make if the guard
is true (using primed variables to denote the next values of variables).
If a transition is probabilistic, then the command is speciﬁed as
〈prob〉 : 〈update〉 + · · · + 〈prob〉 : 〈update〉
See Fig. 2 for examples of this notation.
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Fig. 2. PRISM description of a NAND multiplexing unit.
The ﬁrst approach was to directly model the system as given in
Fig. 1: for each stage construct a PRISM module for each of the N
NAND gates in the stage, and then combine these modules through
synchronous parallel composition. However, this leads to the well-
known state space explosion problem, where the size of the proba-
bilistic model constructed grows to an unfeasible level. For example,
in the case when the input–output (I/O) bundle size equals 20, model-
ing the executive stage of the NAND multiplexing unit required more
than 1014 states.
An important observation, which allowed us to overcome this prob-
lem, was that the actual value of each input and output is not important:
instead one needs only to store the total number of stimulated (and
nonstimulated) inputs and outputs. This observation is a result of the
following two facts:
1) Since each unit U performs a random permutation, the output
of a unit U depends only on the number of stimulated (and
nonstimulated) inputs in the bundle that U takes as input, and
not on the actual values of each input in the bundle.
2) Reliability concerns only the number of stimulated (and non-
stimulated) outputs in the ﬁnal bundle.
Taking this approach, we replace, in each stage, the set of N NAND
gates working in parallel with N NAND gates working in sequence
and keep track of the number of stimulated outputs generated by these
gates. Furthermore, one can apply the same methodology to the stages
of the system, i.e., reuse the samemodule for each stage after recording
the number of stimulated outputs from the previous stage. This allows
us to fold space into time, or in other words reuse the same gate/stage
over time, rather than modeling explicit redundancy over space. Note
that taking this approach does not inﬂuence the performance of the
system since each NAND gate works independently, and the probability
of each NAND gate failing is also independent.
Following these observations, the PRISM description of the NAND
multiplexing system, for the case when the bundle size equals 20, is
given in Fig. 2. In this model we have assumed that the inputs X
and Y are identically distributed (each having probability 0.9 of being
stimulated), and the NAND gates suffer from a von Neumann fault
(inverted output) with probability 0.01. We use the variable u to record
the current stage and the variable c to keep track of the number of
gates that still need to be performed in the current stage. The variable
s represents the current step in the process of completing a stage. The
actions performed in each step are detailed in the comments (preﬁxed
“//”) included in Fig. 2. For example, consider the second guarded
command in the model description. This command corresponds to the
case where all the gates have been completed in the current stage (c =
0) but there remain stages to perform (u < M). In this command,
we proceed to the next stage (u′ = u+ 1), reset the number of gates
that need to be performed to N (c′ = N) and move onto the next
step (i.e., the variable s changes from 0 to 1). The remaining updates
correspond to the fact that the outputs of the “old” stage become the
inputs of the “new” stage and the outputs of the “new” stage are as yet
uncomputed.
This model is a DTMC and has 78 311 states. In the case when the
bundle size is 40 (the constant N is set equal to 40), the number of
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 24, NO. 10, OCTOBER 2005 1633
Fig. 3. Output distribution of NAND multiplexing unit with one restorative stage under different gate failure rates and I/O bundle sizes. (a) I/O bundle size
equals 20; (b) I/O bundle size equals 40; (c) I/O bundle size equals 60.
states equals 1 004 821, and when the bundle size is 60 the model
has 4 717 531 states. Note that, in the executive stage, a random
permutation of the inputs cannot be performed as we only know the
probability of each individual input being stimulated. However, for a
given distribution over the initial inputs, one can easily modify the
PRISMmodel so that the system performs a random permutation of the
initial inputs. To change the number of restorative stages, bundle size,
input probabilities, or probability of the NAND gates failing requires
only modiﬁcation of the constants given at the start of the description.
Furthermore, since PRISM can also represent nondeterministic behav-
ior, one can set upper and lower bounds on the probability of gate
failure and then obtain (best and worst case) reliability characteristics
for the system under these bounds. Lastly we note that, to model
the units U performing a random permutation with replacement (as
in [15]), the only modiﬁcations that need to be made are to the
probabilities with which the variables x and y are set (when the local
state s equals 1 and 2, respectively).
IV. EXPERIMENTAL RESULTS
In this section we study the performance of NAND multiplexing
systems when the I/O bundles are of size 20, 40, and 60. In all the
experiments, we assume that the inputs X and Y are identical (this is
often true in circuits containing similar devices) and that initially 90%
of the inputs are stimulated (correct). We suppose that the gate failure
in each NAND is a von Neumann fault, i.e., when a gate fails, the value
of its output is inverted.
The properties we consider are the probability of there being k
stimulated outputs (which, in terms of the PRISM model presented
in Fig. 2, corresponds to verifying the PCTL formula P=?[♦ (z =
k ∧ u = M ∧ c = N ]), for k = 0, . . . , N whereN is the system’s I/O
bundle size. By performing this analysis we have in fact computed the
output distribution of the system, and hence any measure of reliability
can be calculated from these results. Note that PRISM can be used
directly for computing these measures of reliability, for example, “the
probability of errors being less than K%,” and “the expected number
of incorrect outputs of the system.”
All experiments were run on a PC running Linux, with a 1400-MHz
processor and 512 MB of RAM, using PRISM’s hybrid engine [23]. In
the case where the bundle size equals 20 (number of states: 78 311
states), PRISM requires 1.37 s to construct the model and 3.29 s
to calculate the probability of there being zero stimulated outputs.
When the bundle size is 40 and 60 (number of states: 1 004 821 and
4 717 531, respectively), model construction requires 5.42 and 11.7 s,
while calculating the probability of there being zero stimulated outputs
requires 28.4 and 48.7 s, respectively. Further details relating to the
construction and veriﬁcation statistics are available from the PRISM
web page [20].
Our analysis of the reliability of the NAND multiplexing system
using probabilistic-model checking concentrates on the effects of the
failure probabilities of the NAND gates and of the number of restorative
stages. Recall that, to change either of these in the PRISM language
description of the system (see Fig. 2), one needs only to change the
parameter perr or the parameterM . The results we present show:
1) the shape of the output distribution as the probability of gate
failure varies (Fig. 3);
2) for different probabilities of gate failure, the resulting change
in shape of the output distribution when additional restorative
stages are added (Fig. 4);
3) an analysis of reliability, in terms of the probability that at most
10% of the outputs are incorrect, as the probability of gate failure
varies (Fig. 5);
4) how, in the case when the probability of gate failure is very
small, the reliability can be improved by increasing the number
of restorative stages (Fig. 5);
5) by comparing the probability that at most 10% of the outputs are
incorrect and the expected percentage of incorrect outputs for
different numbers of restorative stages, the maximum probability
of gate failure allowed for the system to function reliably (Figs. 6
and 7).
Where appropriate, we also compare these results with those obtained
when the random permutation performed by the unit U is replaced
by a random choice with replacement as used by [15]. The results
corresponding to this case are referenced “UR.”
A. Basic System Reliability
Initially, we consider a basic version of the NAND multiplexing
system, as shown in Fig. 1 (i.e., with a single restorative stage), where
the I/O bundle size equals 20, 40, and 60. We ﬁrst investigate the effect
that changing the failure probabilities of the NAND gates has on the
reliability of the system. In Fig. 3 we present the output distribution
of the system in the cases when the probability of gate failure equals
0.1, 0.04, 0.02, and 0.0001. Note that the system is supposed to model
a correctly functioning NAND gate and we assume that the inputs are
correct when stimulated. Hence, the less outputs that are stimulated,
the greater the reliability of the system.
As can be seen in Fig. 3, when the probability of gate failure is
0.0001 (one sees a similar pattern whenever the probability of gate
failure is very small or even 0) there is a sharp oscillation in the
distribution, with the probabilities for even numbers of stimulated out-
puts being higher. This phenomenon is due to the random permutation
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Fig. 4. Output distributions of NAND multiplexing unit with four restorative stages under different gate failure rates and I/O bundle sizes. (a) I/O bundle size
equals 20; (b) I/O bundle size equals 40; (c) I/O bundle size equals 60.
Fig. 5. Probability that at most 10% of the outputs of the overall system are incorrect for different I/O bundle sizes. (a) I/O bundle size equals 20; (b) I/O bundle
size equals 40; (c) I/O bundle size equals 60.
Fig. 6. Probability that at most 10% of the outputs of the overall system are incorrect for different I/O bundle sizes (large probability of failure). (a) I/O bundle
size equals 20; (b) I/O bundle size equals 40; (c) I/O bundle size equals 60.
performed by the second unit U of the restorative stage and the fact
that, because the probability of gate failure is very low, the probability
of any input to this second unit being nonstimulated is very low. More
precisely, supposing that k (where k is small) inputs to the second
unit of the restorative stage are nonstimulated, then, when this unit
performs the random permutation, there is a very high probability that
no nonstimulated inputs are paired together (because k is small), and
hence there is a very high probability that there are 2 · k stimulated
outputs (since the probability of any gate functioning incorrectly is
very small).
Using these output distributions, in Fig. 5 (one restorative stage),
we have plotted the probability that less than 10% of the outputs are
incorrect against the probability of gate failure. We also plot the same
results for the case where the behavior of the unit U is replaced with a
random choice with replacement (denoted “UR”).
As expected, the output distributions given in Fig. 3 and the results
presented in Fig. 5 show that, as the probability of gate failure
decreases, the reliability of the multiplexing system increases, i.e., the
chance of the system returning incorrect results diminishes. Further-
more, Fig. 5 demonstrates that increasing the bundle size leads to a
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Fig. 7. Expected percentage of incorrect outputs of the overall system for different I/O bundle sizes (large probability of failure). (a) I/O bundle size equals 20;
(b) I/O bundle size equals 40; (c) I/O bundle size equals 60.
decrease in the probability of error, i.e., an increase in the reliability of
the system, and that the rate of increase decreases as the bundle size
increases (compare the difference between the results for bundle sizes
of 20 and 40 with those for sizes of 40 and 60).
Considering the results given in Fig. 5 (one restorative stage) for
the case when the behavior of the unit U is replaced with a random
choice with replacement (denoted “UR”), we see that this leads to an
overapproximation of the reliability of the multiplexing system: the
chance of correct outputs is higher than when the unit U is modeled
correctly. As mentioned in Section III-A, the difference between the
results obtained with the two approaches decreases as the bundle size
increases. Note that, as our later results will demonstrate, modeling U
in this way does not always result in upper bounds on the reliability of
the system.
B. Adding Restorative Stages
Next, we investigate the change in reliability of a NAND multi-
plexing system as the number of multiplexing stages increases, i.e.,
when additional restorative units are added to the system. In Fig. 4
we present the output distribution of the system with four restorative
stages. The gate failure probabilities are as in Fig. 3. To improve
readability, the y-axes in these graphs have been truncated, which has
removed the probability of zero outputs being stimulated when the
gate failure rate is 0.0001. This value is approximately 0.969 when
the bundle size equals 20, 0.981 when the bundle size is 40, and 0.981
when the bundle size is 60.
Comparing these output distributions with those presented in Fig. 3,
we see that, when the NAND gate failure probability is sufﬁciently
small (e.g., 0.0001), adding additional stages results in a much more
reliable system (the probability of any outputs being stimulated is
very small). On the other hand, in the cases when the probability
of gate failure is sufﬁciently large, adding additional stages does not
increase reliability and, in fact, can actually decrease the reliability
of the system (compare the distributions when the failure probability
equals 0.1 for each bundle size).
1) Small Probabilities of Gate Failure: To emphasize the ﬁrst
observation in the previous paragraph, in Fig. 5, which shows the
probability that at most 10% of the outputs of the overall system are
incorrect (stimulated) against the failure probability of the gates, we
have also plotted results as the number of restorative stages varies
between 2 and 7.
These results again demonstrate that, for small probabilities of
gate failure, increasing the number of stages can greatly enhance the
reliability of the system. However, the results also show that the rate
of increase in reliability decreases as more restorative stages are added
to the system. Moreover, there is a limit to the reliability that can be
gained by adding additional stages: compare, for example the plots
presented in Fig. 5 when the number of restorative stages equals 5
and 7. We should also mention that this result corresponds to the
observation made in [15] that, as the number of stages increases, the
output distribution of the system will eventually become stable and
independent of the number of stages.
In Fig. 5, we have also included the statistics obtained when the unit
U performs a random choice with replacement instead of a random
permutation. In this case, unlike in the case of one restorative stage
(discussed previously), the approach can now give either an over- or
an underapproximation of reliability.
2) Large Probabilities of Gate Failure: We now consider in more
detail the case when the probability of gate failure of the NAND gates
becomes too large for the multiplexing system to function reliably. In
Fig. 6 we have plotted the probability that system error is less than
10% against the number of restorative stages, for the cases when the
failure rate of the NAND gates is between 0.04 and 0.01. In Fig. 7, we
have plotted the expected percentage of incorrect inputs for the same
conﬁgurations.
As can be seen from the results, especially in Fig. 7(a), when the
bundle size equals 20 and the probability of gate failure equals 0.04,
even increasing the number of restorative stages cannot make the
computation reliable. In fact, in this case, if one keeps increasing the
number of stages, the system’s reliability will actually start to decrease.
This anomalous behavior can be understood as follows: when the
failure rate is 0.04 (or higher), each restorative stage is sufﬁciently
affected by the probability of gate failure as to actually increase the
error, and hence increasing the number of stages in this case makes the
system more unreliable.
From these results, we therefore conclude that, in the case of a
bundle size equal to 20, if the gate failure probability of the gates is
greater than or equal to 0.04, then the system cannot be made reliable.
On the other hand, in the case where the failure probability is 0.01, for
certain criteria of reliability, the results demonstrate that the system
can be made reliable once a sufﬁcient number of restorative stages
have been added.
When the bundle size equals 40 or 60, the results presented in
Figs. 6(b), (c) and 7(b), (c) show that, if the gate failure probability
is 0.04, then adding even large numbers of restorative stages has little
effect on the reliability. However, when the gate failure probability
equals 0.01 (and for certain criteria, when it equals 0.02), the system
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can be considered as reliable once a sufﬁcient number of restorative
stages have been added.
It is important to note that there is a difference between the bounds
on the probability of gate failure required here for reliable computation
and the theoretical bounds presented in the literature. This difference
is to be expected: in this paper we evaluate the performance of
the system under a ﬁxed conﬁguration (bundle size and number of
restorative stages), whereas the bounds presented in the literature
correspond to the scenario where the bundle size or number of restora-
tive stages can be increased arbitrarily in order to achieve a reliable
system.
In Figs. 6 and 7, statistics for the case where the unit U performs
a random choice with replacement (denoted ‘UR’) are again included.
These results show that using random choice with replacement can
lead to very different results. For example, in Fig. 7(a), for a gate
failure probability equal to 0.03, when the unit U is modeled by a
random choice with replacement, adding additional restorative stages
decreases reliability, whereas if U is modeled (correctly) as a random
permutation, this actually increases reliability. Furthermore, if we
consider the results presented in Fig. 6(b), (c), when the probability
of gate failure equals 0.01 or 0.02 and the number of stages is small,
modeling U as a random choice with replacement leads one to assume
that the system is more reliable than it actually is. However, as the
number of restorative stages increases, the converse holds: one would
believe the system to be less reliable than it actually is.
V. CONCLUSION AND FUTURE WORK
In this work, we have demonstrated how probabilistic-model check-
ing can be used for an evaluation of the redundancy and reliability
tradeoff for defect-tolerant systems. In particular, we have shown how,
for a given probability of gate failure (or bound on the probability of
gate failure), probabilistic-model checking can ﬁnd the minimum level
of redundancy (I/O bundle size and, in the case of multiplexing units,
the number of restorative stages) that enables reliable computation.
We have reported on the results obtained for a NAND multiplexing
system and investigated the performance of the system as the error
rate of the individual NAND gates and the number of stages vary. The
ﬁrst step in this approach involved constructing a system model in
PRISM’s model description language, and we described an approach
used to allow for the analysis of large conﬁgurations. In the analysis
using PRISM, we were able to compute the exact output distribution
of the system, and hence construct a complete picture of the reliability
of the system under study for a range of bundle sizes, restorative
stages, and gate failure rates. Note that the results included here are
only a representative selection to demonstrate the applicability of this
approach.
We chose to analyze von Neumann’s NAND multiplexing approach
since it is a canonical example used in the literature, and it therefore
enabled us to compare the techniques and results with those of
others. One can argue that the amount of redundancy in the NAND
multiplexing technique would need to be extremely high to be of use
for realistic designs. Nonetheless, this remains a good example for
the demonstration of our approach. Furthermore, our methodology is
not limited to this particular redundancy architecture, but is equally
applicable to alternative fault-tolerant architectures.
In conclusion, this paper shows how the probabilistic-model check-
ing framework offers a complementary approach to the theoretical
results present in the literature. More precisely, our analysis technique
based on probabilistic-model checking allows us to obtain sharp
bounds and study probabilistic anomalies for a ﬁxed architecture that
is relevant in practice, as opposed to establishing general bounds that
are independent of the conﬁguration.
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Simultaneous Adaptive Wire Adjustment and
Local Topology Modiﬁcation for Tuning
a Bounded-Skew Clock Tree
Haydar Saaied, Dhamin Al-Khalili, Asim J. Al-Khalili,
and Mohamed Nekili
Abstract—The need for incremental algorithms to implement engineer-
ing changes (ECs) in clock trees (CTs) is critical in the system-on-a-chip
(SoC) design cycle. An algorithm, called adaptive wire adjustment (AWA),
is proposed to minimize the clock skew iteratively to any given bound.
In order to speed up AWA’s convergence, a local topology-modiﬁcation
(LTM) technique is incorporated into AWA. Moreover, LTM incorporation
into AWA results in total wire-length reduction as well. Also, the incorpo-
ration of the LTM technique into the deferred-merge embedding (DME)
algorithm and Greedy-DME (GDME) helps reduce the total wire length
by around 7.8% and 9.8%, respectively. Additionally, applying LTM to
GDME reduces wire elongations and the standard deviation of the path
lengths (SDPL) between clock pins by 96.4% and 51.5%, respectively.
Index Terms—Bounded skew, clock-distribution network, incremental
algorithm, steiner tree, system-on-a-chip (SoC).
I. INTRODUCTION
With technology scaling and growth in the size and complexity of a
system-on-a-chip (SoC), the interconnect becomes a dominant factor
in determining system performance [1], [2]. This makes the routing
between devices a more important issue than the optimization and
placement of the devices. Also, the demand for high performance
in such a design environment results in a going back and forth be-
tween different design subtasks [3], which may necessitate design
modiﬁcations to meet a speciﬁc criteria. Therefore, the complexities of
current and future systems underline the need for efﬁcient engineering-
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Fig. 1. (a) Example of a tree that connects four clock pins and (b) its RC-Tree
model.
change (EC) techniques that can handle any local change in the layout
of the interconnects of the SoC [4].
The rise in SoC complexity and interconnect dominance team up
to intensify a speciﬁc challenge to the clock-tree (CT) design [5]–[7].
The challenge stems from the CT’s crucial role of integrating different
intellectual property (IP) cores into a single synchronous SoC. In the
last decade, many approaches were developed that produced zero-
skew CT (ZSCT) or bounded-skew CT (BSCT) [5]–[15], based on
the Elmore delay model. Many of these approaches control the skew
by using Tsay’s approach, which may resort to wire elongations [8].
Such wire elongations compound the complexity and elevate the power
consumption of the CT. Additionally, it is sometimes required to insert
or remove IPs, or to perform localized modiﬁcations without affecting
the performance of the CT. However, a change in the locations or the
load capacitance of clock pins requires a recalculation of the whole
CT solution as in the deferred-merging embedded (DME) algorithm
or greedy DME (GDME) [9], [10]. This is obviously a computation-
intensive process for a complex system. Therefore, what is required
in the presence of minor modiﬁcations is an incremental algorithm to
tune the CT, as opposed to redesigning it. This speciﬁc process has
received little attention in the literature. Our work provides one of the
ﬁrst studies of CT redesigning, called CT tuning. We propose a novel
algorithm, called adaptive wire adjustment (AWA), the main goal of
which is to enable a quick EC to the CT that is capable of integrating
IP cores into the SoC [14]. A secondary goal is to reduce the CT wire
length and number of wire elongations to enhance routability and to
minimize power consumption.
Next, we investigate the topology impact on the performance of
AWA, as well as on DME and GDME. A novel technique called local
topology modiﬁcation (LTM) is proposed to speed up the AWA’s con-
vergence. It is well established that the CT’s topology impacts the total
wire length of the CT. For example, GDME resorts to connecting the
clock pins at different levels of the topology, in order to minimize the
total wire length. But, such an approach compounds the CT intensively
by wire elongations; and the standard deviation of the path lengths
(SDPLs) between the root and the clock pins becomes large [15].
A large SDPL implies inaccuracies in the timing of the clock signal
and the vulnerability of the CT to temperature and process variations.
The incorporation of LTM into AWA, DME, and GDME (LTM-AWA,
LTM-DME, and LTM-GDME, respectively) helps in reducing the total
wire length, the number of wire elongations, and the SDPL of the clock
tree. These advantages of LTM come at the price of an increase in the
computation time.
II. PRELIMINARIES
Consider a tree T , shown in Fig. 1(a), that connects a set of clock
pins. Each clock pin is associated with a location in the Manhattan
plane and a load capacitance. Any node v ∈ T is connected to its
parent by an edge ev; and each edge can be modeled as a lumped π
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